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Abstract 
 
Buzakuk, Ramadan.  
Buzakuk, Ramadan. M.S.Egr, Department of Electrical Engineering, Wright State University, 
2011. Dynamic footed with clock overlapping and load balancing in Multiple Paths for Noise 
Tolerance in Dynamic CMOS Circuits. 
 
Dynamic CMOS circuits are used in microprocessors as well as in circuits that 
require high speed and small areas.  Dynamic CMOS circuits have many advantages 
but are not robust in noise tolerance in comparison with the legacy static CMOS 
circuits.  In this thesis several noise tolerance techniques that can be implemented 
with Dynamic CMOS circuits for robust noise tolerance are studied. A dynamic 
footed with clock overlapping technique integrated with a load balancing multiple-
path transistor sizing algorithm for optimizing performance of noise tolerance and 
speed while in consideration of process variations is presented.   Using the 2-bit 
weighted binary-to-thermometric converter implemented in 130-nanometer CMOS 
process as a benchmark circuit, noise tolerance and speed measurements were 
conducted by Monte-Carlo simulation in process variations.   The input noise 
tolerance for the benchmark circuit was improved by 75%.  The worst-case delay 
and standard deviation in process variations were improved by 52.2% and 53.5%, 
respectively.   
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Chapter 1: Introduction 
1.1 Some Types of CMOS Circuits  
1.1.1 Static CMOS Circuits 
Static complementary CMOS circuits are one of the most common circuits 
used in IC design. They consist of N-type MOSFET transistors which are connected 
to the ground for the pull down network (PDN), and P-type MOSFET transistors 
which are connected to (VDD) for the pull up network (PUN).  A CMOS circuit is 
demonstrated in Figure 1. 
 
Figure 1: Static CMOS Circuit 
Static CMOS circuits are very robust; they have been used for a very long 
time, and they are stable. The static CMOS circuit has a high noise margin (VDD/2), 
which is the biggest advantage of these types of circuits. However, the static CMOS 
circuit cannot work on very high frequencies because of the high capacitance due to 
the two complementary copies of P-network and N-network.  Also, the static CMOS 
circuits use two copies on N-network and P-network, so the static CMOS circuits 
 
 
2 
 
have the biggest area compared to the other types of MOSFET circuits, and the area 
increases the cost of the IC design [1].                                                                              
1.1.2 Pseudo NMOS Circuits 
Pseudo NMOS circuits have only the N-network (PDN), which is called the 
(Driving Network). It replaces the (PUN) with a PMOS transistor which is turned on 
the whole time (The PMOS gate is connected to the ground). Figure 2 shows a 
Pseudo NMOS circuit. 
 
Figure 2: Pseudo NMOS Circuit 
The Pseudo CMOS circuit reduces almost half of the transistors in a legacy 
static CMOS circuit.  In addition, the total number of transistors in a pseudo CMOS 
circuit equals to (N+1) where N is the number of transistors in the N-network.  
Furthermore, by reducing the number of transistors, the area of the circuit is 
decreased. Also, by cutting the P-network, the capacitance load is decreased and 
that leads to higher performance. 
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Also, the designer should be careful during the design of a pseudo NMOS 
circuit due to the fact that the output is driven to (VDD) 100% of the time by the 
gate grounded PMOS transistor. The PMOS transistor should be sized carefully to 
reduce the contention in the dynamic output node (P1). In order for the N-network 
to have an effect and be able to pull the output to ground when it is supposed to, the 
PMOS transistor width should be smaller than the smallest transistor in the N-
network, so the circuit can be evaluated correctly. 
On the other hand, a disadvantage of the pseudo NMOS is that the power 
consumption is very high because the PMOS transistor is ON all the time, so the 
circuit will have a high DC power consumption because there is a path the whole 
time between VDD and the ground if the circuit is ON [2]. For all these reasons, 
another type of CMOS circuit was developed, and it is called the Dynamic CMOS   
circuit. 
1.1.3 Dynamic CMOS Circuits 
Dynamic CMOS is another type of CMOS circuit with a high performance 
capability. It can be used at high frequencies of operation in the critical timing path 
of circuits. In addition, the Dynamic CMOS circuit consists of a PDN, one PMOS 
transistor with a gate connected to the clock signal, plus another NMOS transistor in 
the bottom of the (PDN) network which is connected to the same clock signal as 
well.  Figure 3 illustrates Dynamic CMOS circuit. 
Also, the Dynamic CMOS circuit reduces the number of transistors by almost 
half the number of transistors in a Legacy Static CMOS circuit. The total number of 
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transistors in a Dynamic CMOS circuit is equal to (N+2) where N is the number of 
transistors in the N-network. 
Therefore, the capacitance load will be smaller in Dynamic CMOS versus its 
equivalent in the Static CMOS circuit so it will be used in high performance circuits. 
 
Figure 3: Dynamic CMOS Circuit 
Dynamic CMOS circuits have two phases of operation: 
1. Precharge Phase:  This phase happens when the clock is low (50% of 
the period). In this phase, the PMOS transistor connected to the CLK (MP) is 
turned ON, and the NMOS transistor connected to the CLK (ME) is turned 
OFF, so the output dynamic node (P1) gets charged. This phase is called the 
Precharge Phase. 
2. Evaluation Phase: In this phase, the PMOS transistor (MP) is turned 
OFF, and the NMOS transistor is turned ON, so the output node is pulled 
 
 
5 
 
down. If the N-network circuit is evaluated TRUE, the output will be pulled 
down to the ground, or it will stay at logic ‘1’ if the N-network is FALSE. 
Therefore, the stage is called the evaluation phase. A simple 2-input AND 
dynamic circuit is demonstrated in Figure 4.  
 
Figure 4: Dynamic CMOS NAND Circuit 
Table 1 shows the Dynamic CMOS different phases for a simple 2 input AND circuit. 
Table 1: Dynamic CMOS AND circuit operation 
Phase CLK A B output 
Precharge 0 X X 1  (the output node charged) 
Evaluation 
1 0 0 1   (N-network doesn’t connect) 
1 0 1 1   (N-network doesn’t connect) 
1 1 0 1   (N-network doesn’t connect) 
1 1 1 0   (N-network connects TRUE) 
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Finally, there are some advantages of Dynamic CMOS circuits versus other 
types of CMOS circuits, which can be mentioned in a few points: 
1. Higher performance and less area: The Dynamic CMOS has a reduced 
number of transistors because it eliminates the P-network located in the 
Static CMOS. The transistor count in the Dynamic CMOS is (N+2) versus (2N) 
in the Static CMOS circuits, resulting in less chip area per IC and less 
capacitance load. 
2. Less DC power consumption: The Dynamic CMOS is clocked, so the 
PMOS transistor will not be turned on 100% of the time as in the case of the 
pseudo NMOS circuit. The clocking of the Dynamic CMOS circuit results in 
saving DC power consumption. 
3. Less contention (more robust circuits): Turning the PMOS transistor 
OFF in the evaluation phase of the Dynamic CMOS   will reduce the 
contention in the dynamic output node. Moreover, it will be easier for the 
NMOS circuit to pull the output down at the output dynamic node in 
comparison with the pseudo NMOS circuits. 
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Chapter 2: Analysis of Dynamic CMOS Circuits 
2.1:  Timing Analysis and Process Variation in Dynamic CMOS Circuits 
Timing optimization of circuits is one of the major concerns in CMOS circuits 
because the timing affects the performance of the whole circuit. If a sub-circuit is 
operating too slowly, the circuit will work poorly. 
In addition, sizing of transistors (the width W) has a major effect on the 
speed of the logic in the integrated circuit. The sizing calculation can be done 
manually in order to achieve circuits with less delay. However, for larger circuits the 
problem becomes so complex that automation is necessary. A lot of techniques were 
proposed to size the transistors to improve the performance without sacrificing the 
power too much. 
2.1.1: Computation of Logical Effort [5]:  
In [5], I. Sutherland et.al introduces a method for timing optimization where 
the delay of the gate is: 
D= GH + P 
G: (Logical Effort): The ability of gates to drive the gate versus the ability of driving 
current to an inverter. 
H: (Electrical Effort): The ratio of the output capacitance to the input capacitance =  
Cout / Cin 
P: (Parasitic Delay): The delay of the gate when driving no load, and it is set by 
internal parasitic capacitance. 
This method is effective in finding a deterministic sizing for the transistors to 
achieve a high level of performance. However, the disadvantage of this method is 
that it relies on calculating the input capacitance of the circuit for (H), which is 
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difficult to determine precisely in large circuits. Logical effort doesn’t consider the 
process variations which may result in significant (Delay Uncertainty) in circuits 
treated by this method. 
2.1.2 Timed Logic Synthesizer (TILOS) [4]: 
The transistors are sized iteratively in the critical path by a consistent 
approach [4]. This method is not deterministic, so the convergence to the best 
timing optimization is not totally guaranteed. 
Another method to improve the performance of circuits is reducing the 
threshold voltage (VT) in the critical path [3]. If there is a lower threshold voltage, 
the transistor gains performance, especially in the critical path. However, the sub-
threshold leakage increases while the threshold-voltage (VT) drops off. This may 
compromise the noise tolerance especially in Dynamic CMOS circuits. Therefore, 
substantial care should be taken when applying this technique to Dynamic CMOS 
circuits. 
A factor that should be considered while working on Dynamic CMOS circuits 
is process variation, which means that the parameters of individual transistors may 
vary from: 1) wafer to wafer, and 2) die to die. 
There are different sources of variations in process parameters, for example, 
effective channel length, oxide thicknesses, and diffusion depths of transistors. 
Therefore, circuit performance obtained from simulation using SPECTRE or 
other tools cannot be taken for granted because a lot of uncertainties may occur 
from process variations.  So, taking process variation into effect is very important in 
new shrinking CMOS technologies, and the Monte Carlo analysis is a good technique  
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to deal with process variation. 
A transistor sizing technique that I use in this research is called, Load Balance 
of Multiple Paths (LBMP), which was first introduced in [3].   This technique takes 
into effect both sizing optimization for timing and process variation, which reduces 
the delay uncertainty [3].  The difference between a minimum delay and a maximum 
delay of the critical path of the circuit due to process variations is called the delay 
uncertainty.  Taking the delay uncertainty into effect will increase the yield of the 
designed circuits significantly. 
2.2: Noise in Dynamic CMOS Circuits: 
 A key disadvantage of the Dynamic CMOS circuit is its limitation of noise 
tolerance. In general, a Dynamic CMOS circuit noise margin can get to (VT) in 
comparison with static CMOS where VDD/2 is the switching voltage. The Dynamic 
CMOS logic is less noise tolerant than its static CMOS counterparts [8].  This fact 
affects the circuit’s robustness and overall performance.  
The digital circuit noise is known as a phenomenon or event that causes the 
output to change from its correct value to a wrong one.  In large-scale CMOS 
technologies, the noise was not a key factor in IC design due to the high supply 
voltages and large noise margins.  Now, aggressive silicon process technology 
scaling is another factor that affects the circuit robustness. Circuits have become 
more compact with shorter channels and more gates per die, which make them 
more vulnerable to noise effects especially in Dynamic CMOS circuits. 
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2.2.1: Types of Noise in Dynamic CMOS Circuits 
In IC design noise can be classified from the top level to two classes: 
1. Gate internal noise: This happens from internal physical properties of the 
transistors themselves. There are no output influences, but the circuit starts 
to fluctuate and give errors, which are caused by physical properties of gates. 
These types of noises include: charge sharing and leakage noise. 
2. External noises: These noises are caused from outside, meaning that the 
circuit functions normally, but something from outside fluctuates and causes 
error.  These types of noises include: input noise, ground noise, and voltage 
supply noise. [8] 
Noise in Dynamic CMOS circuits can be classified into five categories: 
A) Input Noise: Input noise usually occurs at input signals of circuit due to 
the crosstalk. Crosstalk normally refers to a signal affecting another nearby 
signal when a capacitive coupling happened between the two signals, which 
may result in wrong input/output signals.  Crosstalk gets worse when the 
circuit density in a chip gets larger, especially in 1) nanometer process 
technologies, and 2) system on chip (SoC) where the whole system is built on 
a single chip.   
B) Charge Sharing: Charge sharing is a main source of noise in Dynamic 
CMOS logic. Charge sharing occurs when the charge of the dynamic output 
node gets split with some of the pull-down NMOS transistors that are ON and 
connected directly to the output node.  In addition, charge sharing is a 
common error in precharging circuit techniques.   It leads to charge loss in 
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the precharged dynamic node, which may change its logic state from ‘1’ to ‘0’ 
and result in a logic error. 
A simple circuit with charge sharing problem is illustrated in Figure 5.  
  
Figure 5: NAND Circuit with Charge Sharing Problem 
The inputs to the circuit are A=1 and B=0, so the dynamic node loses 
charge because (CY) and (CX) established a connection between them, and 
the voltage gets distributed between them.  Therefore, the charge sharing 
may end up in pulling dynamic output node to a wrong value of ‘0’. 
C) Leakage Noise: It is the noise that happens from losing voltage in 
dynamic output node due to sub-threshold leakage of transistors.  Sub- 
threshold leakage is weak inversion conduction current between source and 
drain of a MOS transistor that occurs when gate voltage is below threshold 
voltage (VT).  It was not an issue for large-scale CMOS technologies, but it is 
becoming more critical with small-scale CMOS technologies.  
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  These technologies are focused on reducing the supply voltage (VDD), 
which leads to reduction of the power consumption.  And, the VT has to be 
reduced in order to achieve a high performance.  As a result of reducing the 
VT, the sub-threshold leakage continuously increases which may lead to 
losing the charge of the dynamic node and giving an error as a result.  
  There are other leakages in the transistor, but they have less effect 
than the sub-threshold leakage.  We can see an example of sub-threshold 
leakage in Figure 6 [10]. 
 
 
 
Figure 6: Sub-threshold Leakage Curve 
D) Power Supply and Ground Noise: This is caused by a variety of reasons. 
One of them is the discontinuity in the ground path and VDD.  For large ICs 
and routing is hard to do, the VDD and ground planes may need to be 
partitioned to reduce the inductance load in the ground path.   
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Another feature of having different VDD values is power saving. 
However, this may cause a voltage mismatch between the different VDDs and 
therefore result in noise.  In addition, power and ground may catch noise 
from chip pins.  For all these reasons, Dynamic circuit performance gets 
affected by voltage instability in both power and ground of the circuit [11]. 
E) Substrate noise: The signal integrity of a logic gate can be affected 
through substrate coupling noise.  Transistor threshold voltage is also a 
function of the substrate voltage; noise in the substrate can lower the 
threshold voltage (VT) of the transistors in PDN and cause leakage. [8] 
2.2.2 Techniques to Reduce Noise in Dynamic CMOS Circuits 
 After reviewing all the types of noise that may affect the performance of 
Dynamic CMOS circuits, we can look now at some of the research that has been done 
in order to increase the noise tolerance of these types of circuits. 
2.2.2.1 Using Keepers: 
A popular approach that has been taken in order to reduce noise in circuits is 
using keepers.  A keeper is a PMOS transistor that is connected to the dynamic node 
in order to keep the charge of it during the evaluation phase. In an attempt to fight 
lose in the dynamic node charge from leakage and charge sharing; there have been 
different approaches of using keepers. We can categorize them into: 
1. Weak Always on Keeper [12] 
This is one of the easiest keepers available. This keeper circuit with a 2 input 
NAND gate is illustrated in Figure 7.  
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Figure 7: Dynamic NAND CMOS with an Always on Keeper 
It consists of a PMOS transistor with its gate connected to the ground, so P1 
will get charged to VDD all the time.  Although, when the CLK is high during the 
evaluation phase, PDN gets evaluated, so P1 will be pulled down to ground if PDN 
evaluates correctly.  Otherwise, P1 will stay charged by the always-on keeper. This 
circuit has two major disadvantages: 
a. Contention: In the evaluation phase, the pull down network (PDN) tries to 
pull P1 to ground when A=B=1, but the keeper charges P1 ON, so both of 
these circuits will fight against each other which may keep the node floating, 
and that is why we use a weak PMOS. 
b. DC Power Consumption on the Keeper:  Because the keeper is always 
ON, there will be DC power consumption in the circuit. 
In order to fix these disadvantages, other keepers were introduced 
over the years.  Many of them are discussed below. 
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2. Feedback Keeper: [13] 
In this type of circuit, we connect the gate of the keeper to the feedback from 
the output of the inverter as it is shown in Figure 8. 
 
Figure 8: Dynamic NAND CMOS with a Feedback Keeper  
In this circuit we gain two benefits over the feedback keeper:  
1. We reduce the DC power consumption because the keeper is not ON the whole 
time, and it actually depends on the output. 
2. We reduce the contention by turning OFF the keeper when the dynamic node is 
pulled down. 
3. HS Feedback Keeper [14] 
The circuit is shown in Figure 9 where the original keeper is derived by 
another keeper. In this circuit they are trying to get rid of the contention problem by 
controlling how long the keeper actually works. The disadvantage is that it can’t 
deal with external signal noises. 
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Figure: 9 Dynamic NAND CMOS with an HS Feedback Keeper 
4. Conditional Feedback Keeper [15] 
A NAND dynamic circuit with this keeper is shown in figure 10. 
 
Figure 10: Dynamic NAND CMOS with a Conditional Feedback Keeper  
This type of keeper technique puts two keepers together:  a strong keeper 
(K2) and a weak keeper (K1). The first keeper in the circuit, K1, starts working as 
soon as the evaluation phase (EP) starts, and it is a weak keeper with a small size to 
keep a low output contention. The other keeper, K2, is a strong keeper with a large 
size.  K2 starts to work after some delay caused by a series of inverters as shown in 
Figure 10.  Since the circuit will be already evaluated, the large keeper will help 
reduce leakage and charge sharing with no effect on the output contention.  
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However, it has some disadvantages as well: it can’t be used for external noise and 
has a large area overhead.  
2.2.2.2 Precharge Internal Nodes 
One of the sources of noise and low noise tolerance in Dynamic CMOS is the 
charge sharing [8]. Charge sharing is a feature that happens in dynamic CMOS.  
Because of the dynamic node (P1) precharging, it shares its charge with the internal 
transistors of the circuit even though the PDN path is not completely clear. Several 
theories have been proposed on reducing the charge sharing effect in Dynamic 
CMOS circuits.   These can be divided into two major areas: 
I. Fully Charging Internal Nodes [16]: where all the internal nodes in the PDN 
network are charged as it is shown in Figure 11. 
 
Figure 11: Fully charging all Internal Nodes of NAND Dynamic CMOS Circuit 
For the ‘Fully Charged Internal Node Circuits’ all the nodes get charged to 
 VDD. this has two advantages: first of all, no charge sharing with dynamic node. 
Secondly, it reduces the leakage current in the PDN network due to the stack effect.  
 The disadvantage of these types of circuit is high power consumption, which 
comes from adding extra PMOS transistors to all the nodes in the PDN. This increase 
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in transistors degrades the performance of the circuit due to high capacitive load 
PMOS transistors.  
2. Partially Precharging Internal Nodes [17]: This is another type of internal 
charging approach. A NAND3 with this technique is demonstrated in Figure 12 
 
Figure 12: Partially Charging some of the Internal Nodes of NAND Dynamic CMOS 
Circuit 
In this circuit, there is no need to charge every node in the PDN network.  
Charging the closest node to the dynamic output removes the problem of charge 
sharing.  For example, A=1 and B=1, the charge sharing doesn’t occur between the 
transistors A and B and output node (P1) due to precharging the source (S) of 
transistor A. 
There are two advantages in this circuit in comparison with the fully 
precharged one.  First of all, it has less power consumption and capacitive load then 
‘Fully Precharge Internal Nodes Technique’ by using less number of PMOS than the. 
Second of all, it has less area overhead.    
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A disadvantage of both internal charging techniques discussed above is that 
these circuits are not immune to external noises [8]. 
2.2.2.3 Constructing a Complementary P-Network [19] 
The main idea is to prevent the floating of the output dynamic nodes during 
the evaluation phase because floating the node can cause an erroneous evaluation of 
the circuit. One of the complementary P-network approaches is the noise-tolerant 
precharge (NTP) technique [19].  
1. Noise-Tolerant Precharge (NTP) Technique [19] 
This technique uses PMOS transistors to prevent the floating of the dynamic 
node in the evaluation phase. The circuit is constructed by connecting all the inputs 
of the PDN to the gates of additional weak PMOS transistors, which are connected to 
the dynamic output node.  A basic circuit with the (NTP) technique is illustrated in 
Figure 13. 
 
Figure 13: Complementary PMOS NAND2 Circuit 
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The following table shows the work concept in the evaluation phase. 
Table 2: Noise tolerant Precharge (NTP) Technique Using a 2 Input NAND as an 
Example 
A B Dynamic node (P1) 
0 0 Kept charged by PMOS connect to A AND B 
0 1 Kept charged by PMOS connect to A AND B 
1 0 Kept charged by PMOS connect to A AND B 
1 1 The dynamic PMOS is pulled down 
 
This model does not need a keeper. Unfortunately, the NTP circuit is actually 
a Static CMOS circuit plus the CLK, so it has a large area overhead, which affects its 
performance. 
2.2.2.4 Raising Source Voltage Technique 
One possible technique, in order to reduce the noise and the sub-threshold 
leakage of transistors in the PDN, is raising the source voltage.  This has two 
advantages.  First, it reduces the sub-threshold leakage due to the stack effect. 
Second, raising the source voltage will increase the threshold voltage due to the 
body effect: 
 VTN = VT0 + γ (√ +    -- √  )    (body effect formula) 
Where VTN is the new threshold voltage when VS does not equal to VB (body 
effect), VSB is the source-to-body voltage bias, ΨF  is the surface potential, γ  is the 
body effect parameter, and VT0 is the threshold voltage when VS =VB [21]. 
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By increasing the source voltage, we increase the threshold voltage, and this 
increases the turn on voltage. Therefore, the sub-threshold leakage is decreased as 
well as the performance, so care must be taken with this property. This feature has 
been used in different approaches: 
1. PMOS Pull Up Technique [22]       
In this technique a PMOS transistor is connected to the source of PDN 
network in order to pull it up. This way source voltage gets increased. This 
technique is illustrated in Figure 14 for a NAND2 circuit with the PMOS pull up 
transistor connected. 
 
Figure 14: PMOS Pull up Technique for a NAND2 Dynamic CMOS Circuit 
The node (N2), which is the last source in the PDN, is connected to a PMOS 
transistor (M1) that is biased to saturation (always ON) by connecting its gate to the 
drain.  In addition, the node (N2) will be pulled up by the transistor (M1) during the 
evaluation phase (EP) and the precharge phase (PP). 
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The advantage of this type of circuit is that the source voltage is raised which 
will reduce sub-threshold leakage and increase the noise tolerance. The 
disadvantages are that performance will be degraded due to the stack effect and that 
the PMOS transistor (M1) will be ON the whole time leading to a large DC power 
consumption.  An improvement version of this circuit is the NMOS pull up network 
presented in [22].  
2. NMOS Pull up Technique with Feedback [23] 
In this technique, the transistor (M1) is connected to the dynamic node P1 to 
make sure that it is not turned on unless the dynamic node P1 is pulled down. This 
reduces the DC power consumption for most of the input combinations; 2-input 
NAND gate using this technique is illustrated in Figure 15. 
 
Figure 15: NMOS Pull up Technique for a NAND2 Dynamic CMOS Circuit 
3. Twin transistor technique [24] 
In this technique, all the NMOS transistors are pulled up in the PDN by the 
gate input.  An example of the circuit is shown in Figure 16. 
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Figure 16: Twin Transistors for a NAND2 Dynamic CMOS Circuit 
For that technique, the source voltage is raised for each transistor in the PDN 
by using the same input gate for the PDN as a voltage supply for the pull up 
transistors. This will give a high gate input noise tolerance.  
The disadvantages of this circuit are: 1) it uses (2N) transistors in the PDN 
which increase the area significantly, and 2) by using the inputs as both an input and 
a voltage supply for the PUN, a short circuit problem may occur in the NMOS 
transistors. Therefore, this technique is not good for all kinds of inputs [8]. 
2.2.2.5 Dynamic Node Techniques (two stage technique) 
This sort of technique is fairly new. The main idea is that the technique uses 
two dynamic nodes: a cloned dynamic node which helps in the process and the 
actual dynamic node that is the dynamic output P1. 
1. Source Following the Evaluation Gate (SFEG) [25] [26] 
In this circuit, a different approach from all the previous techniques is used. 
It actually uses 2 dynamic nodes A and B as shown in Figure 17. 
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Figure 17: Two Stage Noise Tolerant SFEG Approach for a Multiple 
Input OR Dynamic CMOS Circuit 
This circuit is a wide fan in OR gate. The noise immunity of the logic function 
is increased by using a PUN of NMOS transistors, and the use of two dynamic nodes 
gives the chance to use the leakage current to our advantage to charge the first 
dynamic node (A). Another advantage is that the critical node B, which drives the 
output, is not connected directly with the logic network we are evaluating, so it will 
not get affected at all by the leakage input. 
The disadvantage is that the node A is charged to VDD-VTH ‘weak 1’; the 
remaining voltage comes from M2 which has a small delay due to the feedback. This 
delay causes a short circuit current to flow through M4 and M5 in the switching 
phase [27]. 
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2.  Two Stage Dynamic Node noise Tolerant Approach [27] 
This circuit technique is illustrated in Figure 18. 
 
Figure 18: Two Stage Noise Tolerant Novel Approach by Corsonello for a Multiple 
Input OR Dynamic CMOS Circuit 
This circuit was built as an improvement of the SFEG circuit; it uses two 
nodes (C and D), and node C is totally disconnected from the output node. 
The  evaluated logic charges the node C which just turns on MX which will 
pull down the dynamic node D, so all the leakage effects gets diminished in this type 
of circuit and the leakage actually helps us charge C. Also, the energy dissipation in 
this approach is less than SFEG [27]. 
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Chapter 3: Techniques for Noise Tolerance and Timing Optimization 
Improvement  
3.1 Dynamic Footed Noise Tolerance Technique (Mendoza Technique) [28] 
 
Figure 19: Input NAND with Dynamic Footed Noise Tolerance and a Feedback Keeper 
This is the technique that we will use in integration with other proposed 
techniques to increase noise tolerance in our designed circuit. This technique is 
based on “overlapped frequency”; the circuit will have two clock frequencies: CLK 
and NCLK. The frequency overlapping happens because the odd number of inverters 
located on the inverter path.  The idea behind this technique is instead of having a 
precharge phase and an evaluation phase that both will occupy 50% duty cycle the 
design has 4 different phases. Figure 20 illustrates a timing diagram of CLK and  
NCLK with 4 different phases 
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Figure 20: Phase of Operation in the Dynamic Footed Technique 
The four different phase of Dynamic Footed Technique are: 
Phase I (precharge P1 phase):  CLK is low so dynamic node P1 is charged to VDD 
Phase II (precharge P2 phase): NCLK is high but CLK is still low so P2 gets 
precharged. Both dynamic nodes are precharged by this stage. 
Phase III (evaluation phase): Both NCLK and CLK are high and the transistor (Mn) 
connects, and the evaluation starts until NCLK goes low again. 
Phase IV (opaque phase): It is called opaque phase where NCLK goes low so (Mn) 
disconnects, so the dynamic node (P1) is not affected by the PDN, and the output 
voltage level is kept by the keeper. 
This technique works by adjusting the number of inverters in the inverter 
series (T delay) to control the period of the evaluation phase, so this circuit can be 
adjusted based on circuit specifications (delay vs. noise tolerance). 
The advantages of Dynamic Footed Noise Tolerance technique are: 
1. When (Mn) is turned OFF during the phase IV (opaque phase) the output 
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will be isolated from any noise effects, crosstalk or input noise, which may 
happen in this phase. 
2. The precharging of the node (P2) reduces the effect of charge sharing of 
the (PDN) network and the dynamic node (P1) because the charge sharing 
happened with node P2 instead of the output dynamic node (P1). 
3. The transistor (Mn) reduces the leakage current of the output node (P1) 
due to the stack effect, which increases (VT) to reduce sub-threshold leakage. 
The challenges in designing this circuit are first, the sizing of (Mn) and (Mp) 
in order to keep a low delay, and to be able to have a high noise tolerance. In 
addition, another challenge is how long the period of phase 3 (evaluation phase) will 
need to be in order to meet the circuit specification of worst-case delay, area, and 
power consumption. 
A disadvantage of this technique is the fact that the set of inverters on the 
clocking path may reduce the CLK speed, as well as the dynamic power increases 
due to the series of inverters on the clocking path. The activity factor of these 
inverters will be ‘1’ and dynamic power will get higher looking at the relationship 
between activity factor and dynamic power in the following equation: 
.Dynamic power =VDD^2 * f * C* α 
VDD: Power Supply Voltage 
F: Frequency of Operation 
C: Capacitance of Circuit 
α: Activity Factor (how often the output of a certain for high to low and vice versa) 
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3.2 The Benchmark circuit (The 2-Bit Weighted Binary to Thermometer 
Converter (WBTC)) [6] 
The 2-bit WBTC adder is used as a benchmark for our study.  This Dynamic 
CMOS circuit is used as a fast adder in microprocessors, and it is considered a good 
benchmark because it is a decent size circuit with very different time paths that are 
interconnected. Figure 21 illustrates a 2-bit WBTC adder dynamic circuit in the 
transistor level. 
 
Figure 21: 2-bit Weighted Binary to Thermometric Converter (WBTC) Dynamic CMOS 
Circuit 
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The transistors are named from T0 to T28, and the WBTC circuit has 34 
different time paths.   Transistor optimization for timing is a challenge, and we use 
Load Balance of Multiple Paths (LBMP) approach as our main algorithm for 
transistor sizing. 
The circuit works as a thermometric adder which has 5 inputs 
:(a0,b0,a1,b1,clk) and 6 outputs (c5,c4,c3,c2,c1,c0). This example shows the 
Functionality of the circuit: 
A (A1, A0) =10   (decimal 2) 
B (B1, B0) =11 (decimal 3)    
The output c after the buffer will equal to 
C (C5, C4, C3, C2, C1, C0) = 011111   (thermometric 5) 
 The simulation was done with a 500MHZ clock frequency .The functional 
verification stimulus of the circuit is shown in Table 3. 
 
 
 
 
 
 
 
 
 
31 
 
Table 3: The 2 Bit WBTC Circuit Simulation with Correct Results 
Clock rising 
edge Time(ns) A1 A0 B1 B0 C5 C4 C3 C2 C1 C0 
Adder 
result 
1 1 1 1 1 1 1 1 1 1 1 1 6 
2 3 1 1 1 0 0 1 1 1 1 1 5 
3 5 1 0 1 1 0 1 1 1 1 1 5 
4 7 1 0 1 0 0 0 1 1 1 1 4 
5 9 1 1 0 1 0 0 1 1 1 1 4 
6 11 1 1 0 0 0 0 0 1 1 1 3 
7 13 1 0 0 1 0 0 0 1 1 1 3 
8 15 1 0 0 0 0 0 0 0 1 1 2 
9 17 0 1 1 1 0 0 1 1 1 1 4 
10 19 0 1 1 0 0 0 0 1 1 1 3 
11 21 0 0 1 1 0 0 0 1 1 1 3 
12 23 0 0 1 0 0 0 0 0 1 1 2 
13 25 0 1 0 1 0 0 0 0 1 1 2 
14 27 0 1 0 0 0 0 0 0 0 1 1 
15 29 0 0 0 1 0 0 0 0 0 1 1 
16 31 0 0 0 0 0 0 0 0 0 0 0 
17 33 1 1 1 1 1 1 1 1 1 1 6 
18 35 1 1 1 0 0 1 1 1 1 1 5 
19 37 1 0 1 1 0 1 1 1 1 1 5 
20 39 1 0 1 0 0 0 1 1 1 1 4 
 
3.3 LBMP (Load Balance of Multiple Paths) [7] 
Load Balance of Multiple Paths (LBMP) is a transistor sizing algorithm that 
performs transistor sizing to optimize the performance of a circuit with multiple 
time paths .The problem of transistor sizing for timing optimization in large circuits 
is the complexity of the design due to the increase in the number of transistors.  
That is why LBMP automation method is in demand.  
The WBTC circuit has 34 different timing paths and 28 transistors in the PDN 
network.  The timing paths with corresponding outputs are presented in Table 4. 
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Table 4: The Timing Paths of the 2bit WBTC Dynamic CMOS Circuit 
Output connected to the paths Path number Transistors in path 
C5 
1  
2  
3  
4  
T0, T4, T11, T22, T26,T28 
T7, T11, T22, T26,T28 
T19, T22, T26,T28 
T24, T26,T28 
C4 
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
T0, T4, T11, T17, T23,T28 
T0, T4, T11, T20, T23,T28 
T0, T4, T11, T22, T25,T28 
T7, T11, T17, T23,T28 
T7, T11, T20, T23,T28 
T7, T11, T22, T25,T28 
T14, T17, T23,T28 
T19, T20, T23,T28 
T19, T22, T25,T28 
T24, T25,T28 
C3 
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
T0, T4, T11, T15, T18,T28 
T0, T4, T11, T17, T21,T28 
T0, T4, T11, T20, T21,T28 
T7, T8, T12, T18,T28 
T7, T11, T15, T18,T28 
T7, T11, T17, T21,T28 
T7, T11, T20, T21,T28 
T14, T15, T18,T28 
T14, T17, T21,T28 
T19, T20, T21,T28 
C2 
25  
26  
27  
28  
29  
30  
T0, T1, T5, T13,T28 
T0, T4, T11, T15, T16,T28 
T7, T8, T9, T13,T28 
T7, T8, T12, T16,T28 
T7, T11, T15, T16,T28 
T14, T15, T16,T28 
C1 
31  
32  
33  
T0, T1, T2, T6 
T0, T1, T5, T10 
T7, T8, T9, T10 
C0 34  T0, T1, T2, T3 
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3.3.1 LBMP Algorithm Weights and Repeats: 
3.3.1.1 Weight of Transistors in LBMP: [7]  
The weight of the transistors in the circuit under test is how far a transistor 
is from the output.  The weights for LBMP will range from (0.05 – 0.5) where 0.05 is 
for the closest transistor to the output.  And, the weight of a transistor gets smaller 
as the distance between the transistor and the output gets longer. This circuit in 
figure 22 demonstrates the distance of a transistor from the output. 
 
Figure 22: The Distance to Output Comparison of a Series of Transistors in a Circuit 
Path 
The transistor (T1) which is the highest distance from the output should 
have the largest size in order to charge the capacitors from (C1 to CL) in comparison 
with (TN) which is the closest to the output which should be the smallest due to the 
fact that it only has to charge (CL) and it needs less drive in doing that. Therefore, 
the weights of transistors range from (0.5 to 0.05) based on its distance to the 
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output.  Table 5 shows the weights of the transistor in 2-bit WBTC Dynamic CMOS 
circuit. 
Table 5: The Weights of Transistors in a 2 Bit WBTC Dynamic CMOS Circuit                                       
WEIGHT 0.05 0.1 0.15 0.2 0.3 0.4 0.5 
 
Transistors 
In circuit 
 
T3 T6 T2 T5 T1 T11 T0 
T10 T13 T9 T12 T8 T4 T7 
T16 T18 T15 T17 T14   
T21 T23 T20 T22 T19   
T25 T26 T24     
T27       
 
3.3.1.2 Repeat of Transistors in LBMP: [7]  
The repeat of transistors in a Dynamic CMOS circuit, according to LBMP, is 
defined as the number of timing paths the transistor in the PDN is located. Table 6 
demonstrates the repeats of the transistors in the benchmark circuit. 
Table 6: The Repeats of the Transistor the 2 Bit WBTC Dynamic CMOS Circuit 
Repeats(number of time paths 
located in) Transistors of the WBTC circuit 
1 T6, T3, T27 
2 T5, T12, T2, T9, T24, T13, T10 
4 T1, T8, T14, T19 
6 T17, T22, T15, T20, T23,T21 
8 T4 
12 T0, T7 
16 T11 
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3.3.2 The LBMP Optimization on the 2 Bit WBTC Circuit [7] 
First of all, the weights and the repeats for the all transistors in the 2-bit 
WBTC are calculated. Secondly, circuit simulations are performed before starting 
the sizing optimization.  From the initial simulation all timing paths’ delays are 
obtained.  Based on the delay values, a ranking table of the 34 timing paths in the 
WBTC circuit gets established where the fastest path has the highest rank and the 
slowest path has the lowest rank. After that, the transistors in the top 20% percent 
of the path delay rank are grouped in a (Set X).  New transistor sizes for transistors 
in (Set X) are increased using the equation (1). This equation is implemented every 
iteration of the LBMP algorithm. 
=  ( +  ( /( + )) ∗ )             (1) [7] 
After that the transistors, which are channel-connected to the transistors in 
the (Set X), are grouped in a set called (Set Y). For example, T4 and T11 of path-26 
are channel-connected to the transistors T7 and T8, and also T15 and T16 are 
channel-connected to T12 and T18. So these transistors T4, T11, T15, and T16 are 
added to (Set Y). The transistors, which are not common to both (Set X) and (Set Y), 
are grouped as (Set Z). Where (Set Z) includes the transistors located in (Set X) in 
the previous iteration; new sizes of transistors in (Set Z) are calculated by this 
method. 
If (Set Z) has some transistors in it, then we will use the equations (2) and (3) 
to calculate the  of transistors in (Set Z). 
=  ( −  ( /( + )) ∗ )              (2) [7] 
= ( + )/                                             (3) [7]  
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If the (set Z) is empty ‘{ }’, we will use the equation number (4) to calculate 
the New  of transistors in (Set Z)  
=  ( −  ( /( + )) ∗ )                             (4) [7] 
The above algorithm will repeat in a loop where each step is called iteration, 
and the delay value will reduce until it gets saturated in a late iteration. 
The transistors size for all the iterations of the LBMP algorithm of the 2-bit 
WBTC circuit are listed in the Table 7 where the technology used is the IBM-130 
nanometer CMOS technology. 
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Table 7: Transistor Sizes of the 2-bit WBTC in an IBM 130nm CMOS Process Using 
LBMP Algorithm for Iterations 1 to 10 
TRN 
LBMP iteration number 
0 1 2 3 4 5 6 7 8 9 10 
T0 160 311 454 663 969 1193 1500 1500 1500 1500 1500 
T1 160 257 195 241 298 369 457 566 701 869 765 
T2 160 212 212 190 171 188 206 226 248 272 272 
T3 160 176 176 176 176 180 178 173 168 163 163 
T4 160 283 383 519 703 578 783 922 758 1027 1392 
T5 160 234 234 265 300 340 385 359 406 460 429 
T6 160 193 193 183 173 181 190 199 208 218 213 
T7 160 311 454 663 969 1193 1500 1500 1500 1500 1500 
T8 160 257 195 241 298 369 457 566 701 617 764 
T9 160 212 212 233 256 281 267 293 322 306 336 
T10 160 176 176 181 187 193 190 195 201 198 204 
T11 160 283 389 535 736 597 821 976 792 1089 1498 
T12 160 234 202 228 258 292 330 308 349 326 368 
T13 160 193 180 192 204 217 231 223 237 252 244 
T14 160 257 195 160 198 245 216 267 331 291 360 
T15 160 212 239 269 303 341 384 433 488 550 620 
T16 160 176 183 190 197 204 212 220 228 237 246 
T17 160 234 274 320 374 342 400 468 428 500 585 
T18 160 193 208 224 241 260 280 269 289 277 299 
T19 160 257 195 160 198 245 216 267 331 291 360 
T20 160 212 239 269 303 341 384 433 488 457 515 
T21 160 176 183 190 198 206 214 223 232 227 236 
T22 160 234 274 320 374 342 400 468 428 500 457 
T23 160 193 209 226 245 235 254 275 263 285 309 
T24 160 212 190 171 160 160 160 160 176 193 212 
T25 160 176 183 179 171 164 160 166 172 178 185 
T26 160 193 208 224 241 260 280 302 326 352 380 
T27 160 176 171 166 161 160 160 160 160 160 160 
T28 311 1524 1659 1983 2655 3195 3751 3854 3998 3935 4092 
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3.4 Monte Carlo Analysis [29] 
In the Dynamic CMOS   noise tolerance and timing optimization, Monte Carlo 
analysis is used to make sure that process variation is taken into consideration in 
our design.  High speed Dynamic CMOS circuits may fail in timing in silicon if 
process variation is not taken into effect. 
The LBMP method that we use in the 2-b WBTC takes into consideration the 
process variation because when it measures the delay in the circuit, it measures it as 
(σ+ µ) where σ is the standard deviation of the delay and µ is the mean delay.  
Measuring µ and σ is performed by using the Cadence Monte Carlo Tool where 
this tool randomizes the parameters of active and passive transistors in the design.  
These parameters are capacitance, resistance, channel width, and channel length, 
etc.  Therefore, when the LBMP measures the delay using the Monte Carlo it does 
take the process variation into effect, which makes this method a reliable method in 
optimizing the timing of a circuit.  Finally, Monte Carlo analysis helps anticipating 
the delay uncertainty, which equals to Tmax –Tmin, where Tmax is the maximum 
delay and Tmin is the minimum delay when considering process variation. 
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3.5 Experimental Results 
3.5.1 Introduction of Lab Work: 
I worked on the noise tolerance and timing optimization of the Dynamic 
CMOS   logic using the benchmark circuit, 2 bit WBTC adder, explained in Sec 3.2.  I 
used the Cadence analog design environment in the experiments, and the circuits  
were built by using transistors from the IBM-130 nanometer process technology 
library. 
 The load balance of multiple timing paths algorithm, explained in Section 
3.3, is used for timing optimization, and the Dynamic Footed with Clock Overlapped 
Noise Tolerance Technique (DFCO), mentioned in Section 3.1, is used for noise 
tolerance improvement.  In addition, I worked on the process variation impacts on 
our circuit using the Cadence Monte Carlo tool [29], and how we can improve the 
delay uncertainty using the LBMP algorithm. 
3.5.2 Steps of the Lab Work: 
First of all, the experimental part starts with the minimum sized WBTC 
circuit where I measured the circuit power consumption, worst-case delay, and 
noise tolerance data.  I used that information as the base line of my study.  Secondly, 
I implemented the LBMP algorithm for sizing the transistors of the WBTC circuit and 
studied the effect of the sizing algorithm on power consumption, noise tolerance, 
and worst-case delay of our circuit. Thirdly, I implemented the Dynamic Footed with 
Clock Overlapping Noise Tolerance Technique (DFCO), and also optimized its 
parameters to improve the input noise tolerance and timing.   
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Finally, I went through all the previous steps and ran Monte Carlo for timing 
optimization and delay calculation 
3.5.3 Measuring the Needed Data: Worst-Case Delay - Delay Standard 
Deviation – Power Consumption - Input Noise Tolerance 
The experiments were done on the WBTC circuit in several steps where I 
added sub-circuits to the WBTC circuit or implemented a different sizing technique 
in each step. To keep track between different steps certain data needed to be 
collected: 
1. Worst-Case Delay: Worst-case delay is the highest delay of the paths of the 
circuit, and it decides the performance of the circuit, and the maximum clock 
frequency that a circuit can be operated at. Worst-case delay is measured in this 
thesis using CADENCE SPECTRE equations where I did a timing analysis on the 
circuit under test, 2-bit WBTC circuit, and calculated the delay for all the timing 
paths on that design, which are 34 timing paths. In the end, we found the maximum 
delay value of the different path delays. This is the worst-case delay. 
2. Mean Delay Standard Deviation: It tells us how stable the part will be, and it is a 
very important factor when checking for the process variation impacts. It can be 
measured using the Cadence Monte Carlo Tool. The Figure 23 illustrates standard 
deviation.  
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Figure 23: Large Standard Deviation versus Small Standard Deviation 
Therefore, as shown in Figure 23, the graph on the right is distributed all 
over the place versus the graph on the left, so in case of our terms in this experiment 
if we assume that these graphs are the results of Monte Carlo analysis, then the 
circuit on the right will have a larger delay uncertainty = Tmax –Tmin vs. the circuit 
on the left which will have a smaller delay uncertainty and delay uncertainty is used 
as a metric to indicate the stability of a circuit under design/test. 
3. Input Noise Tolerance of a Circuit: Noise tolerance of a circuit is the largest 
error in voltage level on the input that will not end up in a circuit logic error. It can 
be called sometimes the ‘noise margin’. In the case of our design, the VDD=1.2V, and 
the inputs of the circuit under test can be reduced to 1.15V then 1.1V and so forth 
until the dynamic output node result is wrong.  Let us look at a simple example to 
clarify the idea in Figure 24 and Table 8. 
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Figure 24: 2 Input NAND Circuit with Voltage Sweep Inputs A and B 
Table 8: 2 Input NAND Circuit with Sweeping Voltage Inputs A and B 
VDD =1.2 noise tolerance in Dynamic CMOS  =(VDD-VIN true) =1.2 - 1 =0.2  
A B OUTPUT correct/wrong 
1.2 1.2 Output pulled to ground  ‘0’ correct  
1.1 1.1 Output pulled to ground  ‘0’ correct 
1 1 Output pulled to ground  ‘0’ correct 
0.9 0.9 Output can’t be pulled to ground ‘1’ wrong 
 
Therefore, from the table it shows that the dynamic 2-input NAND will work 
until inputs A or B=1V, so the input noise tolerance here will be equal to (VDD - VIN 
true =1.2-1 =0.2V). 
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4. Power Consumption of the Circuit: It can be measured as well by using the 
CADENCE SPECTRE equations. The thing that should be taken into consideration is 
having a fixed stimulus because if we changed the input stimulus that we test on our 
WBTC between different runs, we can’t compare them together. 
3.5.4 Noise Tolerance and Timing Analysis Using the Minimum Sized 2-bit 
WBTC  
I started the experiments with the 2-bit WBTC (Weighted Binary to 
Thermometric Converter) minimum sized. The minimum sized means that the 
transistors length is 130nm (Lmin=130nm), and the transistors width is 160nm 
(Wmin =160nm) based on the IBM-130nm process technology library. Also, 
inverters are used throughout the thesis, and for the inverters we go with the 
common rule of PMOS width: NMOS width of the inverters is 3:1, so the PMOS size 
for the inverters used are W=480nm and L=130nm and the NMOS size for the 
inverters used are W=160nm and L=130nm.  Also, the PMOS precharging transistor 
is W=480nm and L=130nm. Finally, the PMOS transistor in the precharge phase will 
be fixed at, width W=2um and L=130nm, in order to balance the large PDN number 
of transistors. 
In addition, the VDD is 1.2V all through the experiment. Also, the clock 
frequency that we run in the stimulus is 0.5 GHz, and the stimulus used in this 
circuit was a functional verification stimulus, that tests all the possible input/output 
combinations. Functional verification stimulus table is shown in Table 3 in Section 
3.2. 
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After we constructed our minimum sized design, we gather the base line 
metrics data using CADENCE SPECTRE and MONTE CARLO. The results are 
illustrated in Table 9. 
Table 9: The minimum sized WBTC data measurements 
The minimum sized WBTC data 
mean worst-case delay 349ps 
Input Noise tolerance (VDD –least Vin true) 0.2 V 
The delay standard deviation 40.7ps 
Power consumption 15.8uw 
A schematic diagram for the minim sized WBTC circuit is shown in Figure 25 
 
Figure 25: 2 bit WBTC circuit minimum sized basic schematic 
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3.5.5 Noise tolerance and Timing Analysis Using the LBMP Sizing Algorithm 
Technique for the Benchmark Circuit 2-bit WBTC 
After we used the minimum sized WBTC circuit to get the base line 
information, we implemented the LBMP algorithm in order to analyze it and see 
how the algorithm could improve the noise tolerance, power, mean worst-case delay 
and delay standard deviation of our given WBTC circuit. The LBMP algorithm is 
mentioned in sec 3.3 in detail, and the transistor sizes are gathered for all the LBMP 
iterations in Table 7. 
The first thing that is needed in using the LBMP after gathering the sizing info 
is to implement different iterations, and to see if the algorithm can help reduce the 
noise tolerance in our given WBTC circuit.  The results of this experiment are 
illustrated in Table 10, figure 26 
Table 10: The LBMP Iterations versus the Noise Tolerance in the 2 Bit WBTC Circuit 
LBMP iteration with no noise tolerance technique noise tolerance(v) 
LBMP0 0.2 
LBMP2 0.2 
LBMP5 0.2 
LBMP 8 0.2 
 
 
 
46 
 
 
Figure 26: LBMP Iteration Versus the Noise Tolerance of the 2bit WBTC Circuit LBMP 
Sized 
It is obvious from Table 10 that the noise tolerance is not improved with the 
LBMP algorithm and it stays at a low value of 0.2V, so a sub-circuit is necessary in 
order to achieve higher noise tolerance that is where the Dynamic Footed Clock 
Overlapped (DFCO) Noise Tolerance Technique is introduced. 
The LBMP algorithm is used initially for the timing optimization, so the next 
table shows the relationship between the worst-case delay in the circuit and the 
LBMP iterations. 
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Table 11: The LBMP Iterations versus the Worst Case Delay in the 2 Bit WBTC Circuit 
LBMP worst case delay 
0   340 
2 158.8 
5 117.2 
8 105.9 
11 103.7 
 
 
Figure 27: LBMP Iteration versus the Worst-Case Delay of the 2 Bit WBTC Circuit 
Looking at Figure 27 it shows the relation between worst-case delay and the 
LBMP iteration, and it is noticed that after the LBMP 8th iteration the reduction in 
the worst-case delay becomes negligible ‘too small’, and the delay is 181ps. Finally, 
we run the Monte Carlo simulation of the circuit.  The data that will be gathered 
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are: mean worst-case delay, delay standard deviation, etc.  The results are shown in 
Table 12. 
Table 12: The LBMP Iterations Monte Carlo runs for the Mean delay and Standard 
Deviation and Power Consumption for the 2 bit WBTC Circuit 
LBMP Path 
Mean Worst-
Case Delay 
(µ) (ps) 
Standard 
Deviation(σ) 
Mean delay 
+Std 
Deviation(ps) 
Power 
Consumption 
(w) 
0 33 349 40.7 389.7 15.8u 
5 7 118.626 11.6 130.226 21.26u 
8 7 106.372 10.43 116.802 23.58u 
11 7 104.7 9.73 114.43 24.46u 
 
The relationship between the power and the LBMP iteration is shown in Figure 28 
 
Figure 28: LBMP Iteration versus the power consumption of the 2 Bit WBTC Circuit 
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3.5.6 Noise Tolerance and Timing Analysis Using the LBMP Sizing Algorithm 
and Dynamic footed Clock Overlapping (DFCO) Noise Tolerance Technique for 
the Benchmark Circuit 2-Bit WBTC  
In the previous sections 3.5.4 and 3.5.5, I analyzed the minimum sized WBTC 
and the load balance of multiple path sized WBTC as well. An improvement in the 
worst-case delay and the mean delay standard deviation was found using the LBMP 
algorithm, but the noise tolerance of the circuit stayed the same at 0.2V. Therefore, 
it was obvious that a noise tolerance technique circuit was needed. So we used the 
Dynamic Footed Frequency Overlapping Noise Tolerance Technique (DFCO) with a 
feedback keeper as well. A diagram of this circuit is shown in Figure 29. 
 
Figure 29: The Dynamic Footed Noise Tolerance (DFCO) Mendoza Technique circuit 
The four different phases of the Dynamic Footed Technique are: 
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Figure 30: The Different Phases of Operation for the Dynamic Footed Clock 
Overlapping (Mendoza Technique) Circuit  
Phase I (precharge P1 phase):  CLK is low so dynamic node P1 is precharged to 
VDD. 
Phase II (precharge P2 phase): NCLK is high but CLK is still low so P2 gets 
precharged.  
Phase III (evaluation phase): NCLK and CLK both are high and the transistor 
(Mn) connects, and the evaluation starts until NCLK goes low again. 
Phase IV (opaque phase): It is called the opaque phase where NCLK goes low so 
(Mn) disconnects, and the dynamic node (P1) voltage stabilizes on its same level by 
the keeper (mentioned in section 3.1). 
The dynamic footed circuit consists of a couple of different parts: 
1. (Mn) NMOS & (Mp) PMOS  
2. Odd number of inverters in series (the inverters train) 
3. Feedback keeper  
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1. (Mn) and (Mp) Transistors  
The two transistors have a major part on how the circuit operates. Mp 
charges the P2 dynamic node. Whereas, Mn works as a switch/bottleneck, which is 
in the middle of the way between the PDN dynamic P2 and the output node P1, so 
the sizing is very critical for both of the transistors. First of all, the MP was sized as 
an inverter’s PMOS (W=480nm) and (L=130nm), but the NMOS did not work at the 
minimum size, so it is sized as shown in Table 13. 
This experiment was done with LBMP 8 sizing for the WBTC with 11 
inverters in the odd # of inverters sub-circuit 
Table 13: The Sizing of the Transistor Mn in the Dynamic Footed Noise 
Technique (DFCO) 
(Mn) WIDTH The output condition (PDN evaluates correctly)  
W=160nm Output doesn’t pull to ground (wrong) 
W=320nm    Output doesn’t pull to ground (wrong) 
W=480nm      Output gets pulled down to ground (correct) 
W=640nm      Output gets pulled down to ground (correct 
‘our chosen size for the Mn transistor 
 
2. Odd Number of Inverters in Series (the Inverters Train) 
This is the most important sub-circuit that needs attention during the design 
of Dynamic Footed circuits. This circuit controls the delay of the NCLK, which 
controls the T delay and the period of the evaluation phase; it is called 
‘Transparency Window’ of the DFCO noise technique. 
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The idea of dynamic footed circuit technique is to change the length of the 
‘Transparency Window’ by increasing/decreasing the ‘T Delay’. As a result of that, 
the noise tolerance vs. delay tradeoff is controlled depending on the circuit 
specification required. The odd number of inverters is responsible for the ‘T delay’ 
control. 
The first step of optimizing the number of (odd # of inverters) was to sweep 
through different LBMP iterative sizes of the WBTC circuit and get the relationship 
between LBMP ITERATION vs. ODD # of INVERTERS vs. NOISE TOLERANCE. 
Table 14: The Odd Number of Inverters versus the LBMP Iteration versus the 
Input Noise Tolerance 
NOISE TOLERANCE (VDD -VIN) (V) 
Odd # of 
inverters LBMP 11 LBMP 8 LBMP 5 LBMP 2 
5 DOESN’T WORK 
DOESN’T 
WORK 
DOESN’T 
WORK 
DOESN’T 
WORK 
7 DOESN’T WORK 
DOESN’T 
WORK 
DOESN’T 
WORK 
DOESN’T 
WORK 
9 0.05 0.05 DOESN’T WORK 
DOESN’T 
WORK 
11 0.15 0.1 0.05 DOESN’T WORK 
13 0.2 0.2 0.15 DOESN’T WORK 
17 0.2 0.3 0.2 0.1 
21 0.3 0.35 0.25 0.2 
25 0.2 0.35 0.3 0.2 
Therefore, from the previous table it shows that the noise tolerance gets to 
its peak at LBMP 8 iteration with a value equal 0.35V with the (# of inv) =21 and (# 
of inv) =25                     
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I discussed earlier in this section that the noise tolerance depends on the ‘T 
Delay’ of the circuit, which controls the ‘Transparency Window’. The relationship 
between the ‘Transparency Window’ and the noise tolerance achievable in the 
LBMP 8, which is the LBMP iteration that has the best noise tolerance compared 
with the others, is presented in the Table 15. 
 
Table 15: The Odd Number of Inverters versus the LBMP Iteration versus the Input 
Noise 
ODD # 
OF INV 
NOISE 
TOLLERANCE 
(V) 
TRANSPERANCY 
WINDOW(ps) 
TRANSPERANCY 
WINDOW PERCENTAGE 
OF CLOCK PERIOD (%) 
5 DOESN’T WORK 117 5.35 
7 DOESN’T WORK 165 8.25 
9 0.05 214 10.7 
11 0.1 260 13 
13 0.2 314 15.7 
17 0.3 415 20.75 
21 0.35 506 25.3 
25 0.35 608 30.4 
29 0.35 708 35.4 
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The next figure shows the relationship between the (odd # of inverters), and 
the input noise tolerance of the 2-bit WBTC circuit, which is sized by LBMP 8 
 
Figure 31: The odd number of inverters versus the noise tolerance of a 2bit 
WBTC circuit sized by LBMP8  
The previous figure shows that the noise tolerance for the WBTC circuit 
improves until it reaches 0.35 V then it saturates regardless of how many extra 
inverters were added after that. 
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Table 16: The Number of Inverters versus the Transparency Window 
Percentage of Duty Cycle of an LBMP 8 Sized WBTC Circuit 
LBMP 8 
     
Number of 
inverters output 
Transparency 
window(ps) 
percentage of 
duty cycle 
5 DOESN’T WORK 117 5.85% 
7 DOESN’T WORK 165 8.25% 
9 0.05 214 10.70% 
11 0.1 260 13.00% 
13 0.2 314 15.70% 
17 0.3 415 20.75% 
21 0.35 506 25.30% 
25 0.35 608 30.40% 
 
The previous table demonstrates that we  need to have more than 10% of the 
clock period in the ‘Transparency Window’ to drive an output  if the transparency 
window is more than 25 % of the clock period noise tolerance cannot be improved 
any further. 
Finally, a Monte Carlo analysis is taken for the different number (odd # of 
inverters), and the standard deviation, mean delay, and power are presented in the 
next table. 
 
 
 
 
56 
 
Table 17: The Odd Number of Inverters Information: Mean Worst-Case Delay – 
Standard Deviation –Power Consumption 
Odd #  
of 
inverters 
Mean Worst-
case delay 
µ(ps) 
Standard 
deviationσ(ps) 
Mean delay +Std 
deviation (µ+σ) 
Power 
consumption 
(w) 
13 170.15 20.5 190.65 136u 
17 173.93 21.2 195.13 168u 
21 167.67 20.5 188.17 200u 
25 166.7 18.8 185.5 232 u 
 
Finally, the WBTC circuit with the dynamic clock frequency overlap (DFC0) 
circuit is show in the next figure 
 
Figure 32: 2 bit WBTC circuit with a Dynamic Footed Clock Overlapping  
Sub-circuit 
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Chapter 4: Conclusion 
Dynamic CMOS   has been widely used in high performance circuits.  It has a 
major issue which is its low noise tolerance.  In this thesis, I worked on the noise 
tolerance and timing optimizations by using the load balance multiple path 
algorithm (LBMP).  Also, I used the Dynamic Footed Clock Overlapping Technique 
(DFCO) to improve noise tolerance. Using the 2-bit weighted binary-to-
thermometric converter implemented in 130-nanometer CMOS process as a 
benchmark circuit. Noise tolerance and speed measurements were conducted by 
Monte-Carlo simulation in process variations.   The input noise tolerance for the 
benchmark circuit was improved by 75%.  The worst-case delay and standard 
deviation in process variations were improved by 52.2% and 53.5%, respectively.   
The noise tolerance that was achieved when combining the Dynamic Footed Clock 
Overlapping noise tolerance technique (DFCO) and the load balance multiple path 
algorithms (LBMP) was 0.35 V ,versus 0.2v in the minimum sized circuit, while the 
mean delay and the standard deviation using Monte Carlo analysis were finished as 
166.7ps and 18.8ps respectively. 
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